JK-MS-FLIPFLOP - Clocked Master Slave JK-Flip-Flop

Back to the index
Back to the top of index

Connection Diagram:
C Q
JQN
K


Connections(5)PositionRemark
QN Right Inverted Output
Q Right Output
K Left Reset
J Left Set
C Left Clock

Parameters(0)DefaultRemark

Function The Master-Slave JK-Flip-Flop is build from two clocked SR-Latches.

Status Standard
Export of Embedded C Code YES

Select from Components\Library\Control\Digital\FlipFlops

See also
D-FlipFlop, D-FlipFlopNegEdge, JK-FlipFlop, JK-FlipFlopNegEdge, JK-FlipFlopPosEdge, SR-MS-FlipFlop, T-FlipFlop,
Back to the index
Back to the top of index

Online Helpclick here to get to the online help

© Simulation Research, www.caspoc.com