D-FlipFlopNegEdge - D-FlipFlop Negative Edge Triggered

Back to the index
Back to the top of index

Connection Diagram:
C Q
DQN


Connections(4)PositionRemark
QN Right Inverted Output
Q Right Output
D Left Data
C Left Clock

Parameters(0)DefaultRemark

Function The D-Flip-Flop changes state at he negative edge triggering of the clock input C.

Status Standard
Export of Embedded C Code YES

Select from Components\Library\Control\Digital\FlipFlops

See also
D-FlipFlop, JK-FlipFlop, JK-FlipFlopNegEdge, JK-FlipFlopPosEdge, JK-MS-FLIPFLOP, SR-MS-FlipFlop, T-FlipFlop,
Back to the index
Back to the top of index

Online Helpclick here to get to the online help

© Simulation Research, www.caspoc.com