SR-LATCH - Clocked SR-Latch

Back to the index
Back to the top of index

Connection Diagram:
C Q
RQN
S


Connections(5)PositionRemark
S Left Set
R Left Reset
QN Right Inverted Output
Q Right Output
C Left Control

Parameters(0)DefaultRemark

Function The SR-Latch changes state as long as the clock input C remains high

Status Standard
Export of Embedded C Code YES

Select from Components\Library\Control\Digital\Latches

See also
D-Latch,
Back to the index
Back to the top of index

Online Helpclick here to get to the online help

© Simulation Research, www.caspoc.com